

---

# **ECE 4514**

## **Digital Design II**

### **Spring 2008**

# **Lecture 20:**

## **Timing Analysis and**

### **Timed Simulation**

*A Tools/Methods Lecture*

Patrick Schaumont


# Topics

---

- ❑ Static and Dynamic Timing Analysis
- ❑ Static Timing Analysis
  - Delay Model
  - Path Delay
  - False Paths
  - Timing Constraints
  - FPGA Design Flow & STA: Sorter Example
- ❑ Dynamic Timing Analysis
  - FPGA Design Flow & Timed Simulation
  - Delay back-annotation with SDF files
  - Demonstration

# Static and Dynamic Timing Analysis

---



- ❑ Suppose that we want to *automatically* find the maximum clock frequency of a given design
  - written in Verilog
  - and synthesized to a given technology
- ❑ Approach 1: **Static Timing Analysis** = use analysis techniques on the netlist to define  $f_{clk,max}$
- ❑ Approach 2: **Dynamic Timing Analysis** = use simulation and selected input stimuli to measure the slowest path

# Static and Dynamic Timing Analysis


---

- ❑ Static Timing Analysis seems ideal, since it is done by a design tool that starts from the netlist and runs automatically
- ❑ However, Static Timing Analysis may report **pessimistic** results and report delays that will never occur during operation
- ❑ Dynamic Timing Analysis is nice, because we can combine it with the simulations which we do for functional verification
- ❑ However, Dynamic Timing Analysis may be too **optimistic**, in particular if we do not simulate the worst possible case (which may be hard to predict in a complex netlist)
- ❑ In this lecture, we put the two techniques side-to-side

# Static Timing Analysis

---


- STA looks for the worst of the following delays in a chip



# Static Timing Analysis

---

- STA relies on a similar model as we discussed before




$$T_{\text{clk,min}} = T_{\text{clk} \rightarrow \text{Q}} + T_{\text{Logic}} + T_{\text{Routing}} + T_{\text{Setup}}$$

Property of the component (flipflop)      Property of the netlist      Property of the component (flipflop)

# Static Timing Analysis

- ❑ STA also takes delay on the clock connection into account. This is called *clock skew*.
- ❑ The effect of clock skew is highly dependent on circuit topology




$$T_{clk,min} = T_{clk \rightarrow Q} + T_{Logic} + T_{Routing} + T_{Setup} - T_{Skew}$$

Here, skew works  
'in favor' of us.

# Static Timing Analysis

---

- ❑ STA also takes delay on the clock connection into account. This is called *clock skew*.
- ❑ The effect of clock skew is highly dependent on circuit topology



$$T_{clk,min} = T_{clk \rightarrow Q} + T_{Logic} + T_{Routing} + T_{Setup} + T_{Skew}$$

Here, skew works  
'against' us.



# Static Timing Analysis


---

- ❑ STA also takes delay on the clock connection into account. This is called *clock skew*.
- ❑ The effect of clock skew is highly dependent on circuit topology
  - the physical layout of the chip including the placement of components and the routing of wires
- ❑ The best clock skew is 0.
  - Chips will distribute the clock signal so that it arrives at every flip-flop at exactly the same moment

# Static Timing Analysis

---

- ❑ So, once the technology is chosen, STA needs to find the longest combinational path, consisting of  $T_{\text{logic}} + T_{\text{routing}}$
- ❑ Path delay = delay from an input to an output. M inputs, N outputs  $\rightarrow$  M x N path delays possible




**Worst case delay = 15ns**

# Delay of single path


---

- Path delay =  
Intrinsic Gate Delay + Fan-out Delay + Wire Delay
- Intrinsic Delay:



# Delay of a path

- Gate Fan-out Delay: Delay caused by the input capacitance of gates in fan-out





**Fan-out = 4**  
**Each gate input represents a unit load**

# Static Timing Analysis

## □ Gate Fan-out Delay:

- $C_i$  = Capacitive load of a CMOS input





**R ~ drive capability of inverter output stage**  
**C ~ loading of output**

# Static Timing Analysis

## □ Gate Fan-out Delay:


- Approximated by  $N$  (fan-out)  $\times$   $D$  (delay per fan-out)
- Eg. a gate has 0.5 ns delay per fanout, then driving 3 gates will cost 1.5 ns delay



# Static Timing Analysis

---

- The path shown has  $1\text{ ns} + 2\text{ ns} + 1\text{ ns} = 4\text{ ns}$  delay.




- After placement and routing has completed, additional correction factors can be included (delay of wires)

# Static Timing Analysis

---


- ❑ STA may find paths that are never activated during operation. Such paths are called *false paths*





# Static Timing Analysis

- ❑ STA may find paths that are never activated during operation. Such paths are called *false paths*.
- ❑ Designers must indicate such false paths to the STA tools (based on constraints)



**Even though the red path has the longest delay, it will never be triggered in practice.  
This is a false path**


# Timing Constraints

---

- Timing Constraints are additional directives provided by the designer to the synthesis tools
  - Timing Constraints are used by STA to verify if the timing of the resulting circuit is OK: clock period, setup time of flip-flops, etc
  - Timing Constraints are used by the Place & Route tools to decide how components should be mapped into a chip
- The most simple timing constraint is the clock period of the clock signal
  - Knowing this value, STA can evaluate the *slack* for each path


$$\text{slack} = T_{\text{clk}} - T_{\text{clk,min}}$$

# FPGA Design Flow and Static Timing Analysis




# STA on Design Example

---



# STA on Design Example

- ❑ This design has many equally bad long paths.
- ❑ As long as we hit 2 sort2 cells per sorter4\_stage, we will be on a long path
- ❑ Some examples:



# STA on Design Example

---

- We will capture this circuit in Verilog, synthesize it, and evaluate the timing with STA. We need
  - sort2
  - sort4\_stage
  - register stage
  - top cell


# Sort2 cell

---

```
module sorter2c(qa, qb, a, b);  
  output [3:0] qa, qb;  
  input   [3:0] a, b;  
  
  assign qa = (a > b) ? a : b;  
  assign qb = (a > b) ? b : a;  
  
endmodule
```

# Sort4\_stage

```
module sort4_stage(q1, q2, q3, q4, a1, a2, a3, a4);  
  output [3:0] q1, q2, q3, q4;  
  input [3:0] a1, a2, a3, a4;  
  wire [3:0] w1, w2, w3, w4;  
  
  sorter2 S1 (w1, w2, a1, a2);  
  sorter2 S2 (w3, w4, a3, a4);  
  sorter2 S3 (q2, q3, w2, w3);  
  
  assign q1 = w1;  
  assign q4 = w4;  
  
endmodule
```





# Register stage

---

```
module regblock(q1, q2, q3, q4, a1, a2, a3, a4, clk);  
  output [3:0] q1, q2, q3, q4;  
  reg      [3:0] q1, q2, q3, q4;  
  input   [3:0] a1, a2, a3, a4;  
  input   clk;  
  
  always @(posedge clk) begin  
    q1 <= a1;  
    q2 <= a2;  
    q3 <= a3;  
    q4 <= a4;  
  end  
  
endmodule
```

# Toplevel

---


```
module fullsorter(q1, q2, q3, q4, a1, a2, a3, a4, clk);  
    output [3:0] q1, q2, q3, q4;  
    input [3:0] a1, a2, a3, a4;  
    input clk;  
  
    wire [3:0] w1, w2, w3, w4;  
    wire [3:0] v1, v2, v3, v4;  
    wire [3:0] u1, u2, u3, u4;  
  
    regblock R0(w1, w2, w3, w4, a1, a2, a3, a4, clk);  
    sort4_stage S0(v1, v2, v3, v4, w1, w2, w3, w4);  
    sort4_stage S1(u1, u2, u3, u4, v1, v2, v3, v4);  
    regblock R1(q1, q2, q3, q4, u1, u2, u3, u4, clk);  
  
endmodule
```

# Timing Constraints

---

- ❑ We will only specify the period of the clock signal
- ❑ This is done by adding a 'PERIOD' constraint:


```
NET "clk" PERIOD = 20 ns HIGH 50 %;  
NET "clk" TNM_NET = "clk";
```



# Synthesis, Translate, Map

---

- ❑ Next, we synthesize the circuit
  - After MAP, the Verilog is converted into a netlist of FPGA components: LUTs, flipflops, buffers, etc ..
  - You can look at the netlist with the 'Technology Schematic'
- ❑ The MAP step can also use static timing analysis on the netlist
  - There is a separate interactive timing analysis tool



# Timing Analyzer

Timing Constraints  
NET "clk\_BUFGRP/IBUFG" PERIOD = 20 ns HIGH 50%;

Timing constraint: NET "clk\_BUFGRP/IBUFG" PERIOD = 20 ns HIGH 50%;

30002 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)  
Minimum period is 9.739ns.

Slack: 10.261ns (requirement - (data path - clock path skew + uncertainty))  
Source: R0/q4\_3 (FF)  
Destination: R1/q3\_2 (FF)  
Requirement: 20.000ns  
Data Path Delay: 9.739ns (Levels of Logic = 12)  
Clock Path Skew: 0.000ns  
Source Clock: clk\_BUFGRP rising at 0.000ns  
Destination Clock: clk\_BUFGRP rising at 20.000ns  
Clock Uncertainty: 0.000ns

**Delay Summary**

Delay type	Delay(ns)	Logical Resource(s)
Tiockiq	0.442	R0/q4_3
net (fanout=4)	e 0.100	w4<3>
Tilo	0.612	S0/S2/q1 cmp qt0000121
net (fanout=1)	e 0.100	S0/S2/q1 cmp qt00001_map7
Tilo	0.612	S0/S2/q1 cmp qt0000170
net (fanout=6)	e 0.100	S0/S2/q1 cmp qt0000
Tilo	0.612	S0/S2/q1<1>1
net (fanout=3)	e 0.100	S0/w3<1>
Tilo	0.612	S0/S3/q1 cmp qt0000145
net (fanout=1)	e 0.100	S0/S3/q1 cmp qt00001_map15
Tbxx	0.641	S0/S3/q1 cmp qt0000173
net (fanout=4)	e 0.100	S0/S3/q1 cmp qt0000
Tilo	0.612	S0/S3/q2<1>1
net (fanout=3)	e 0.100	v3<1>
Tilo	0.612	S1/S2/q1 cmp qt0000145
net (fanout=1)	e 0.100	S1/S2/q1 cmp qt00001_map15
Tbxx	0.641	S1/S2/q1 cmp qt0000172
net (fanout=5)	e 0.100	S1/S2/q1 cmp qt0000
Tilo	0.612	S1/S2/q1<1>1
net (fanout=3)	e 0.100	S1/w3<1>
Tilo	0.612	S1/S3/q1 cmp qt0000145

**Nets + Components in Longest Path**

1 >OpenDesign NoDefaultPCF C:\fpga\_designs\verilog\_designs\sorter\sorter\fullsorter\_map.ncd  
Loading device for application Rf\_Device from file '3s500e.nph' in environment C:\Xilinx91i.  
"fullsorter" is an NCD, version 3.1, device xc3s500e, package fg320, speed -5  
2 >OpenPCF C:\fpga\_designs\verilog\_designs\sorter\sorter\fullsorter.pcf

# Analysis of the 'PERIOD' constraint


Timing constraint: NET "clk\_BUFPG/IBUFG" PERIOD = 20 ns HIGH 50%;

30002 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)


Minimum period is 9.739ns.

Slack: 10.261ns (requirement - (data path - clock path skew + uncertainty))

Source: R0/q4\_3 (FF)  
Destination: R1/q3\_2 (FF)  
Requirement: 20.000ns  
Data Path Delay: 9.739ns (Levels of Logic = 12)  
Clock Path Skew: 0.000ns  
Source Clock: clk\_BUFPG rising at 0.000ns  
Destination Clock: clk\_BUFPG rising at 20.000ns  
Clock Uncertainty: 0.000ns



# STA on Design Example (after MAP)



R0/q4\_3

9.739 ns

STA will also tells us what components are in this path

R1/q3\_2

# STA on Design Example (after MAP)

---

Data Path: R0/q4\_3 to R1/q3\_2

Delay type	Delay(ns)	Logical Resource(s)	
-----			
<b>Tiockiq</b>	<b>0.442</b>	<b>R0/q4_3</b>	<b>Starting Point</b>
net (fanout=4)	e 0.100	w4<3>	
Tilo	0.612	S0/S2/q1_cmp_gt0000121	
net (fanout=1)	e 0.100	S0/S2/q1_cmp_gt00001_map7	
// some lines skipped ...			
net (fanout=3)	e 0.100	S1/w3<1>	
Tilo	0.612	S1/S3/q1_cmp_gt0000145	
net (fanout=1)	e 0.100	S1/S3/q1_cmp_gt0000145/O	
Tilo	0.612	S1/S3/q1_cmp_gt0000173	
net (fanout=6)	e 0.100	S1/S3/q1_cmp_gt0000	
Tilo	0.612	S1/S3/q2<2>1	
net (fanout=1)	e 0.100	u3<2>	
<b>Tioock</b>	<b>0.595</b>	<b>R1/q3_2</b>	<b>Ending Point</b>
-----			
Total	9.739ns	(8.439ns logic, 1.300ns route)	(86.7% logic, 13.3% route)



# STA on Design Example (after MAP)

Data Path: R0/q4\_3 to R1/q3\_2

Delay type	Delay(ns)	Logical Resource(s)	Logic Delays (LUTs)
<b>Tiocki</b> net (fanout=4)	<b>0.442</b> e 0.100	<b>R0/q4_3</b> w4<3>	
<b>Tilo</b> net (fanout=1)	<b>0.612</b> e 0.100	<b>S0/S2/q1_cmp_gt0000121</b> S0/S2/q1_cmp_gt00001_map7	
// some lines skipped ...			
net (fanout=3)	e 0.100	S1/w3<1>	
<b>Tilo</b> net (fanout=1)	<b>0.612</b> e 0.100	<b>S1/S3/q1_cmp_gt0000145</b> S1/S3/q1_cmp_gt0000145/0	
<b>Tilo</b> net (fanout=6)	<b>0.612</b> e 0.100	<b>S1/S3/q1_cmp_gt0000173</b> S1/S3/q1_cmp_gt0000	
<b>Tilo</b> net (fanout=1)	<b>0.612</b> e 0.100	<b>S1/S3/q2&lt;2&gt;1</b> u3<2>	
<b>Tioock</b>	<b>0.595</b>	<b>R1/q3_2</b>	
-----			
Total	9.739ns	(8.439ns logic, 1.300ns route) (86.7% logic, 13.3% route)	



# STA on Design Example (after MAP)

Data Path: R0/q4\_3 to R1/q3\_2

Delay type	Delay(ns)	Logical Resource(s)	Net Delays (estimated)
Tiockiq	0.442	R0/q4_3	
<b>net (fanout=4)</b>	<b>e 0.100</b>	<b>w4&lt;3&gt;</b>	
Tilo	0.612	S0/S2/q1_cmp_gt0000121	
<b>net (fanout=1)</b>	<b>e 0.100</b>	<b>S0/S2/q1_cmp_gt00001_map7</b>	
// some lines skipped ...			
<b>net (fanout=3)</b>	<b>e 0.100</b>	<b>S1/w3&lt;1&gt;</b>	
Tilo	0.612	S1/S3/q1_cmp_gt0000145	
<b>net (fanout=1)</b>	<b>e 0.100</b>	<b>S1/S3/q1_cmp_gt0000145/O</b>	
Tilo	0.612	S1/S3/q1_cmp_gt0000173	
<b>net (fanout=6)</b>	<b>e 0.100</b>	<b>S1/S3/q1_cmp_gt0000</b>	
Tilo	0.612	S1/S3/q2<2>1	
<b>net (fanout=1)</b>	<b>e 0.100</b>	<b>u3&lt;2&gt;</b>	
Tioock	0.595	R1/q3_2	
-----			
Total	9.739ns	(8.439ns logic, 1.300ns route)	
		(86.7% logic, 13.3% route)	

# STA after Place and Route

- We know the exact loading of each interconnection, so we can get a more precise timing estimate



# Analysis after Place and Route

---

- We need **10ns** more, just to move data around in the chip!
  - This is not only the case for this example. In modern logic design, routing delay is typically as large as logic delay !!

```
=====  
Timing constraint: NET "clk_BUFPG/IBUFG" PERIOD = 20 ns HIGH 50%;
```

```
30002 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
```

```
Minimum period is 19.000ns.
```

```
-----  
Slack: 1.000ns (requirement - (data path - clock path skew + uncertainty))
```

```
Source: R0/q1_3 (FF)
```

```
Destination: R1/q3_1 (FF)
```

```
Requirement: 20.000ns
```

```
Data Path Delay: 18.979ns (Levels of Logic = 12)
```

```
Clock Path Skew: -0.021ns
```

```
Source Clock: clk_BUFPG rising at 0.000ns
```

```
Destination Clock: clk_BUFPG rising at 20.000ns
```

```
Clock Uncertainty: 0.000ns
```

# Path Analysis confirms that wires are slow ..

---

Data Path: R0/q1\_3 to R1/q3\_1

Delay type	Delay(ns)	Logical Resource(s)
Tiockiq	0.442	R0/q1_3
<b>net (fanout=4)</b>	<b>2.142</b>	<b><u>w1&lt;3&gt;</u></b>
// some lines skipped ...		
Tilo	0.612	S1/S3/q1_cmp_gt0000145
<b>net (fanout=1)</b>	<b>0.298</b>	<b><u>S1/S3/q1_cmp_gt0000145/O</u></b>
Tilo	0.612	S1/S3/q1_cmp_gt0000173
<b>net (fanout=6)</b>	<b>0.604</b>	<b><u>S1/S3/q1_cmp_gt0000</u></b>
Tilo	0.660	S1/S3/q2<1>1
<b>net (fanout=1)</b>	<b>0.725</b>	<b><u>u3&lt;1&gt;</u></b>
Tioock	0.595	R1/q3_1
-----		
Total	18.979ns	(8.631ns logic, 10.348ns route) <b>(45.5% logic, 54.5% route)</b>

# Summary Static Timing Analysis

---

- ❑ STA uses an analytic delay model based on
  - intrinsic gate delay
  - fan-out
  - wire delay (if available)
- ❑ STA will automatically check timing constraints set by a user
- ❑ STA is a good general checking technique but may stumble into *false paths*
- ❑ Analyzing STA results (and improving them) requires an understanding of the netlist by the designer
  - but if you want the fastest implementation possible, it may be worth it ..


# Dynamic Timing Analysis

---

- ❑ Simulation is used extensively in a digital design flow for verification
- ❑ Since this simulation is a timed simulation, we may as well try to use intermediate design representations as simulation targets
  - The lower-level synthesis blocks are still pin-compatible with the RTL top-level
  - Hence, the same simulation testbench can be used
- ❑ Constraint-checking now becomes the role of the designer
  - The designer needs to verify if the result of the timed simulation is still corresponding to the results of the RTL simulation

# Dynamic Timing Analysis


---








# Dynamic Timing Analysis

---



# Synthesis and Simulation are integrated



# How does a post-synthesis netlist look like?

```
module sorter2_INST_5 (q1, q2, a1, a2);  
  output [3 : 0] q1;  
  output [3 : 0] q2;  
  input [3 : 0] a1;  
  input [3 : 0] a2;
```

```
// .. some lines skipped
```

```
defparam \q1<3>1 .INIT = 4'hE;  
LUT2 \q1<3>1 (  
  .I0(a2[3]),  
  .I1(a1[3]),  
  .O(q1[3])  
);
```

```
// .. some lines skipped
```

```
endmodule
```

**This is a component from an FPGA simulation library.**

**The component has an parameter called INIT. In this case, the parameter captures the configuration of a LUT lookup table.**


**The LUT contains an OR.**

a2[3]	a1[3]	q1[3]
0	0	0
1	0	1
0	1	1
1	1	1

**= 4'hE**

# LUT2 from library

```
module LUT2 (O, I0, I1);
  parameter INIT = 4'h0;
  input I0, I1;
  output O;
  reg O;
  wire [1:0] s;
  assign s = {I1, I0};
  always @(s)
    if ((s[1]^s[0] ==1) || (s[1]^s[0] ==0))
      O = INIT[s];
    else if ((INIT[0] == INIT[1]) &&
             (INIT[2] == INIT[3]) &&
             (INIT[0] == INIT[2]))
      O = INIT[0];
    else if ((s[1] == 0) && (INIT[0] == INIT[1]))
      O = INIT[0];
    else if ((s[1] == 1) && (INIT[2] == INIT[3]))
      O = INIT[2];
    else if ((s[0] == 0) && (INIT[0] == INIT[2]))
      O = INIT[0];
    else if ((s[0] == 1) && (INIT[1] == INIT[3]))
      O = INIT[1];
    else
      O = 1'bx;
endmodule
```



# How does a post-PAR netlist look like?

---

- ❑ Contains placement information and uses library components that support timing specifications

```
module sorter2_INST_5 (a1, a2, q1, q2);  
  input [3 : 0] a1;  
  input [3 : 0] a2;  
  output [3 : 0] q1;  
  output [3 : 0] q2;
```

```
// some lines skipped ..
```

```
defparam q1_cmp_gt0000143.INIT = 16'h22B2;  
defparam q1_cmp_gt0000143.LOC = "SLICE_X25Y91";  
X_LUT4 q1_cmp_gt0000143 (  
  .ADR0(a1[1]),  
  .ADR1(a2[1]),  
  .ADR2(a1[0]),  
  .ADR3(a2[0]),  
  .O(\q1_cmp_gt0000143/O )  
);
```

**LUT configuration**




**Placement information**



# SDF Timing Information

---

- ❑ Timing information from Place and Route is not stored in the Post-PAR netlist, but in a separate SDF File (Standard Delay Format)
- ❑ The Modelsim simulator will read this SDF file together with the Verilog netlist and **back-annotate** the delay information from the SDF file into the netlist



# Demonstration

---

- ❑ (this slide shows the demo script. I will upload the sorter example on Blackboard)
- ❑ Include testbench with sorter design
- ❑ Choices for Post-*nnnnn* models:
  - Post-synthesis, Post-translate, Post-map, Post-PAR model
- ❑ Post-PAR Static Timing Analysis
  - Analyze -> against timing constraints
  - Slowest path: R0/q4 to R1/q3
  - (if time left: cross-probe feature)

# Demonstration (2)

---

- ❑ Simulate Post-PAR Model
  - Illustrate delay & cross check with STA
  
- ❑ Show netlist
  - Post-synthesis
  - Isolate one component (LUT)
  - Verify LUT location in simulation library
  - Post-PAR
  - Compare Post-PAR component with post-synthesis



# Summary STA and Timed Simulation

---

- ❑ Static Timing Analysis estimates the worst possible delay in a network based on network topology and components
- ❑ Dynamic Timing Analysis performs a timed simulation, with time delays modeled based on the intermediate synthesis results
- ❑ Performance optimizations will typically use static timing analysis. Specific worst-case conditions can be easily triggered using dynamic timing analysis.